sampling_block_arch Architecture Reference

Signals
carry_s	std_logic_vector ( 3 downto 0 )

Attributes
dont_touch	carry_s : signal is " true "
dont_touch	delay_path : label is " true "
dont_touch	reg : label is " true "

Instantiations
delay_path	carry4
reg	fdce